Advanced Hardware Design for Error Correcting Codes
(Sprache: Englisch)
This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's...
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
109.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Advanced Hardware Design for Error Correcting Codes “
Klappentext zu „Advanced Hardware Design for Error Correcting Codes “
This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering.- Examines how to optimize the architecture of hardware design for error correcting codes;
- Presents error correction codes from theory to optimized architecture for the current and the next generation standards;
- Provides coverage of industrial user needs advanced error correcting techniques.
Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.
Inhaltsverzeichnis zu „Advanced Hardware Design for Error Correcting Codes “
User Needs.- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding.- Implementation of Polar Decoders.- Parallel architectures for Turbo Product Codes Decoding.- VLSI implementations of sphere detectors.- Stochastic Decoders for LDPC Codes.- MP-SoC/NoC architectures for error correction.- ASIP design for multi-standard channel decoders.- Hardware design of parallel interleaver architecture: a survey.
Autoren-Porträt
Cyrille Chavet is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France. Philippe Coussy is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France.
Bibliographische Angaben
- 2016, Softcover reprint of the original 1st ed. 2015, IX, 192 Seiten, 25 farbige Abbildungen, Maße: 15,5 x 23,5 cm, Kartoniert (TB), Englisch
- Herausgegeben: Cyrille Chavet, Philippe Coussy
- Verlag: Springer, Berlin
- ISBN-10: 3319355104
- ISBN-13: 9783319355108
Sprache:
Englisch
Kommentar zu "Advanced Hardware Design for Error Correcting Codes"
Schreiben Sie einen Kommentar zu "Advanced Hardware Design for Error Correcting Codes".
Kommentar verfassen