Digital VLSI Design with Verilog
A Textbook from Silicon Valley Polytechnic Institute
(Sprache: Englisch)
Updated and revised for a second edition, this text has 27 laboratory exercises alongside complete and tested solutions. Structured to resemble a VLSI integrated circuit design project, it presents the entire range of Verilog, and emphasizes synthesizability.
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
126.49 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Digital VLSI Design with Verilog “
Updated and revised for a second edition, this text has 27 laboratory exercises alongside complete and tested solutions. Structured to resemble a VLSI integrated circuit design project, it presents the entire range of Verilog, and emphasizes synthesizability.
Klappentext zu „Digital VLSI Design with Verilog “
This book is structured as a step-by-step course of study along the lines of a VLSI integrated circuit design project. The entire Verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,000 transistor, full-duplex serializer-deserializer, including synthesizable PLLs. The author includes everything an engineer needs for in-depth understanding of the Verilog language: Syntax, synthesis semantics, simulation and test. Complete solutions for the 27 labs are provided in the downloadable files that accompany the book. For readers with access to appropriate electronic design tools, all solutions can be developed, simulated, and synthesized as described in the book. A partial list of design topics includes design partitioning, hierarchy decomposition, safe coding styles, back annotation, wrapper modules, concurrency, race conditions, assertion-based verification, clock synchronization, and design for test. A concluding presentation of special topics includes System Verilog and Verilog-AMS.
Inhaltsverzeichnis zu „Digital VLSI Design with Verilog “
Introductory Material.- Week 1 Class 1.- Week 1 Class 2.- Week 2 Class 1.- Week 2 Class 2.- Week 3 Class 1.- Week 3 Class 2.- Week 4 Class 1.- Week 4 Class 2.- Week 5 Class 1.- Week 5 Class 2.- Week 6 Class 1.- Week 6 Class 2.- Week 7 Class 1.- Week 7 Class 2.- Week 8 Class 1.- Week 8 Class 2.- Week 9 Class 1.- Week 9 Class 2.- Week 10 Class 1.- Week 10 Class 2.- Week 11 Class 1.- Week 11 Class 2.- Week 12 Class 1.- Week 12 Class 2.
Autoren-Porträt von John Michael Williams
After spending some years at sea in the U. S. Navy, John Michael Williams returned to school for degrees at Columbia University, the University of Chicago and Southern Illinois University, eventually studying human vision in postdoctoral study at the University of Michigan. He moved to California in 1982 and spent significant work time as an applications engineer at Daisy Systems and then at Compass Design Automation. After attending various physics-related classes at Stanford, he began teaching at Silicon Valley Technical Institute, where he wrote the first edition of "Digital VLSI Design with Verilog" and many other course workbooks which now are posted at Scribd. He moved to Oregon a few years ago, where he remains mostly retired.
Bibliographische Angaben
- Autor: John Michael Williams
- 2016, 2. Aufl., XVI, 553 Seiten, 116 farbige Abbildungen, Maße: 15,6 x 23,6 cm, Kartoniert (TB), Englisch
- Verlag: Springer, Berlin
- ISBN-10: 3319330985
- ISBN-13: 9783319330983
Sprache:
Englisch
Pressezitat
"As the title states, this is a textbook for a graduate course on digital design. ... the text is mostly oriented to the professor, providing a perfect tool to drive the course. The text is well structured by weeks and class sessions ... needed to cover most of the aspects involved in an introductory digital design course. ... I am sure that students using this book will learn enough to start working in any Silicon company." (Javier Castillo, Computing Reviews, March, 2015)
Kommentar zu "Digital VLSI Design with Verilog"
Schreiben Sie einen Kommentar zu "Digital VLSI Design with Verilog".
Kommentar verfassen