Routing Algorithms in Networks-on-Chip
(Sprache: Englisch)
This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic...
Jetzt vorbestellen
versandkostenfrei
Buch (Gebunden)
164.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Routing Algorithms in Networks-on-Chip “
Klappentext zu „Routing Algorithms in Networks-on-Chip “
This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation. Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.
Inhaltsverzeichnis zu „Routing Algorithms in Networks-on-Chip “
Part I Performance Improvement.- Basic Concepts on On-Chip Networks.- A Heuristic Framework for Designing and Exploring Deterministic Routing Algorithm for NoCs.- Run-Time Deadlock Detection.- The Abacus Turn Model.- Learning-based Routing Algorithms for on-Chip Networks.- Part II Multicast Communication.- Efficient and Deadlock-Free Tree-based Multicast Routing Method for Network-on-Chip.- Path-based Multicast Routing for 2D and 3D Mesh Networks.- Part III Fault Tolerance and Reliability.- Fault-Tolerant Routing Algorithms in Networks-on-Chip.- Reliable and Adaptive Algorithms for 2D and 3D Networks-on-Chip.
Bibliographische Angaben
- 2014, 2014, XIV, 410 Seiten, 97 farbige Abbildungen, Maße: 16,3 x 24,2 cm, Gebunden, Englisch
- Herausgegeben: Maurizio Palesi, Masoud Daneshtalab
- Verlag: Springer, Berlin
- ISBN-10: 1461482739
- ISBN-13: 9781461482734
Sprache:
Englisch
Kommentar zu "Routing Algorithms in Networks-on-Chip"
Schreiben Sie einen Kommentar zu "Routing Algorithms in Networks-on-Chip".
Kommentar verfassen