The e Hardware Verification Language
(Sprache: Englisch)
I am glad to see this new book on the e language and on verification. I am especially glad to see a description of the e Reuse Methodology (eRM). The main goal of verification is, after all, finding more bugs quicker using given resources, and verification...
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
219.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „The e Hardware Verification Language “
Klappentext zu „The e Hardware Verification Language “
I am glad to see this new book on the e language and on verification. I am especially glad to see a description of the e Reuse Methodology (eRM). The main goal of verification is, after all, finding more bugs quicker using given resources, and verification reuse (module-to-system, old-system-to-new-system etc. ) is a key enabling component. This book offers a fresh approach in teaching the e hardware verification language within the context of coverage driven verification methodology. I hope it will help the reader und- stand the many important and interesting topics surrounding hardware verification. Yoav Hollander Founder and CTO, Verisity Inc. Preface This book provides a detailed coverage of the e hardware verification language (HVL), state of the art verification methodologies, and the use of e HVL as a facilitating verification tool in implementing a state of the art verification environment. It includes comprehensive descriptions of the new concepts introduced by the e language, e language syntax, and its as- ciated semantics. This book also describes the architectural views and requirements of verifi- tion environments (randomly generated environments, coverage driven verification environments, etc. ), verification blocks in the architectural views (i. e. generators, initiators, c- lectors, checkers, monitors, coverage definitions, etc. ) and their implementations using the e HVL. Moreover, the e Reuse Methodology (eRM), the motivation for defining such a gui- line, and step-by-step instructions for building an eRM compliant e Verification Component (eVC) are also discussed.
Inhaltsverzeichnis zu „The e Hardware Verification Language “
Verification Methodologies and Environment Architecture.- Verification Methodologies.- Anatomy of a Verification Environment.- All About e.- e as a Programming Language.- e as a Verification Language.- Topology and Stimulus Generation.- Generator Operation.- Data Modeling and Stimulus Generation.- Sequence Generation.- Response Collection, Data Checking, and Property Monitoring.- Temporal Expressions.- Messages.- Collectors and Monitors.- Scoreboarding.- Coverage Modeling and Measurement.- Coverage Engine.- Coverage Modeling.- e Code Reuse.- e Reuse Methodology.- si_util Package.
Bibliographische Angaben
- Autoren: Sasan Iman , Sunita Joshi
- 2013, Softcover reprint of the original 1st ed. 2004, XXII, 349 Seiten, Maße: 15,5 x 23,5 cm, Kartoniert (TB), Englisch
- Verlag: Springer, Berlin
- ISBN-10: 1475779267
- ISBN-13: 9781475779264
Sprache:
Englisch
Kommentar zu "The e Hardware Verification Language"
Schreiben Sie einen Kommentar zu "The e Hardware Verification Language".
Kommentar verfassen