Multiprocessor System-on-Chip (PDF)
Hardware Design and Tool Integration
(Sprache: Englisch)
Improving future electronic system performance can only be achieved by exploiting parallelism on all system levels. Multicore architectures offer a better performance/Watt ratio than single core architectures with similar performance. Combining multicore...
sofort als Download lieferbar
eBook (pdf)
153.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „Multiprocessor System-on-Chip (PDF)“
Improving future electronic system performance can only be achieved by exploiting parallelism on all system levels. Multicore architectures offer a better performance/Watt ratio than single core architectures with similar performance. Combining multicore and coprocessor technology promises extreme computing power for highly CPU-time-consuming applications. FPGA-based accelerators not only offer the opportunity to speed up an application by implementing their compute-intensive kernels into hardware, but also to adapt to the dynamical behavior of an application.
This book describes strategies for future system design in multiprocessor system-on-chip (MPSoC) architectures. Both hardware design and integration of new development tools are discussed. Novel trends in MPSoC design, combined with reconfigurable architectures are a main topic of concern. The main emphasis is on architectures, design-flow, tool-development, applications and system design. This book deals with key issues such as on-chip communication architectures, integration of reconfigurable hardware, and physical design of multiprocessor systems.
.Provides a state-of-the-art overview of system design using MPSoC architectures;
.Describes current trends in on-chip communication architectures;
.Offers extensive coverage of system design integrating MPSoC architectures with reconfigurable hardware;
.Includes coverage of challenges in physical design for multi- and manycore hardware architectures.
This book describes strategies for future system design in multiprocessor system-on-chip (MPSoC) architectures. Both hardware design and integration of new development tools are discussed. Novel trends in MPSoC design, combined with reconfigurable architectures are a main topic of concern. The main emphasis is on architectures, design-flow, tool-development, applications and system design. This book deals with key issues such as on-chip communication architectures, integration of reconfigurable hardware, and physical design of multiprocessor systems.
.Provides a state-of-the-art overview of system design using MPSoC architectures;
.Describes current trends in on-chip communication architectures;
.Offers extensive coverage of system design integrating MPSoC architectures with reconfigurable hardware;
.Includes coverage of challenges in physical design for multi- and manycore hardware architectures.
Bibliographische Angaben
- Autoren: Jürgen Becker , Michael Hübner
- 2011, 270 Seiten, Englisch
- Herausgegeben: Michael Hübner, Jürgen Becker
- Verlag: Springer-Verlag GmbH
- ISBN-10: 1441964606
- ISBN-13: 9781441964601
- Erscheinungsdatum: 25.11.2010
Abhängig von Bildschirmgröße und eingestellter Schriftgröße kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Größe: 7.25 MB
- Ohne Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kommentar zu "Multiprocessor System-on-Chip"
Schreiben Sie einen Kommentar zu "Multiprocessor System-on-Chip".
Kommentar verfassen