VLSI Placement and Global Routing Using Simulated Annealing / The Springer International Series in Engineering and Computer Science Bd.54 (PDF)
(Sprache: Englisch)
From my B.E.E degree at the University of Minnesota and right through my S.M. degree at M.I.T., I had specialized in solid state devices and microelectronics. I made the decision to switch to computer-aided design (CAD) in 1981, only a year or so prior to...
sofort als Download lieferbar
eBook (pdf)
153.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „VLSI Placement and Global Routing Using Simulated Annealing / The Springer International Series in Engineering and Computer Science Bd.54 (PDF)“
From my B.E.E degree at the University of Minnesota and right through my S.M. degree at M.I.T., I had specialized in solid state devices and microelectronics. I made the decision to switch to computer-aided design (CAD) in 1981, only a year or so prior to the introduction of the simulated annealing algorithm by Scott Kirkpatrick, Dan Gelatt, and Mario Vecchi of the IBM Thomas 1. Watson Research Center. Because Prof. Alberto Sangiovanni-Vincentelli, my UC Berkeley advisor, had been a consultant at IBM, I re ceived a copy of the original IBM internal report on simulated annealing approximately the day of its release. Given my background in statistical mechanics and solid state physics, I was immediately impressed by this new combinatorial optimization technique. As Prof. Sangiovanni-Vincentelli had suggested I work in the areas of placement and routing, it was in these realms that I sought to explore this new algorithm. My flJ'St implementation of simulated annealing was for an island-style gate array placement problem. This work is presented in the Appendix of this book. I was quite struck by the effect of a nonzero temperature on what otherwise appears to be a random in terchange algorithm.
Bibliographische Angaben
- Autor: Carl Sechen
- 2012, 1988, 278 Seiten, Englisch
- Verlag: Springer, New York
- ISBN-10: 1461316979
- ISBN-13: 9781461316978
- Erscheinungsdatum: 06.12.2012
Abhängig von Bildschirmgröße und eingestellter Schriftgröße kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Größe: 22 MB
- Mit Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kopierschutz
Dieses eBook können Sie uneingeschränkt auf allen Geräten der tolino Familie lesen. Zum Lesen auf sonstigen eReadern und am PC benötigen Sie eine Adobe ID.
Kommentar zu "VLSI Placement and Global Routing Using Simulated Annealing / The Springer International Series in Engineering and Computer Science Bd.54"
Schreiben Sie einen Kommentar zu "VLSI Placement and Global Routing Using Simulated Annealing / The Springer International Series in Engineering and Computer Science Bd.54".
Kommentar verfassen