Processor and System-on-Chip Simulation
(Sprache: Englisch)
Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization as well as functional and timing verification. Recent, innovative technologies such as...
Jetzt vorbestellen
versandkostenfrei
Buch (Gebunden)
109.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Processor and System-on-Chip Simulation “
Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization as well as functional and timing verification. Recent, innovative technologies such as retargetable simulator generation, dynamic binary translation, or sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. Simultaneously, processor and SoC simulation is still a very active research area, e.g. what amounts to higher simulation speed, flexibility, and accuracy/speed trade-offs.
This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level.
This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level.
Klappentext zu „Processor and System-on-Chip Simulation “
Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization as well as functional and timing verification. Recent, innovative technologies such as retargetable simulator generation, dynamic binary translation, or sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. Simultaneously, processor and SoC simulation is still a very active research area, e.g. what amounts to higher simulation speed, flexibility, and accuracy/speed trade-offs. This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level.
Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization as well as functional and timing verification. Recent, innovative technologies such as retargetable simulator generation, dynamic binary translation, or sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. Simultaneously, processor and SoC simulation is still a very active research area, e.g. what amounts to higher simulation speed, flexibility, and accuracy/speed trade-offs.
This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level.
This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level.
Inhaltsverzeichnis zu „Processor and System-on-Chip Simulation “
- Introduction- Fast instruction-accurate and cycle-accurate processor simulation
- MPSoC exploration and early SW performance estimation
- Hybrid simulation
- Sampling/statistical simulation
- Simulator parallelization
- Automatic simulator generation from architecture models
- High-level simulation/modeling languages
- Bus/Network-on-chip (NoC) simulation
- Power simulation
- Cache simulation
- MPSoC platform architecture verification
- Full system simulators
- Simulation of parallel architectures
- Simulation of data centers- Virtual platform technology
- Virtual platform use cases
- Automatic design-space exploration
Bibliographische Angaben
- 2010, XIII, 345 Seiten, Maße: 16,5 x 24 cm, Gebunden, Englisch
- Herausgegeben: Rainer Leupers, Olivier Temam
- Verlag: Springer, Berlin
- ISBN-10: 1441961747
- ISBN-13: 9781441961747
Sprache:
Englisch
Kommentar zu "Processor and System-on-Chip Simulation"
Schreiben Sie einen Kommentar zu "Processor and System-on-Chip Simulation".
Kommentar verfassen