Digital Logic Design Using Verilog (PDF)

Name: Digital Logic Design Using Verilog
Brand: Springer Nature Singapore
SKU: 140799468
Price: 93.49 EUR
Availability: OnlineOnly

Coding and RTL Synthesis (Sprache: Englisch)

Autor: Vaibbhav Taraate

Schreiben Sie einen Kommentar zu "Digital Logic Design Using Verilog".

Digital Logic Design Using Verilog, Vaibbhav Taraate

Merken

Mehr zum Inhalt Autorenporträt Video

eBook (pdf) 93.49 €

Buch (Gebunden) 131.99 €

sofort als Download lieferbar

Bestellnummer: 140799468

Printausgabe 131.99 €

eBook (pdf) -29% 93.49 €

Download bestellen

Verschenken

Lastschrift, Kreditkarte, Paypal, Rechnung
Kostenloser tolino webreader

Produktdetails

Produktbeschreibung
Autorenporträt
eBook Hilfe
Biblio. Angaben / Produktdetails

Produktinformationen zu „Digital Logic Design Using Verilog (PDF)“

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.

Autoren-Porträt von Vaibbhav Taraate

Vaibbhav Taraate is an entrepreneur and mentor at "1 Rupee S T". He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.